CVE-2024-24853 Information

Description

Incorrect behavior order in transition between executive monitor and SMI transfer monitor (STM) in some Intel(R) Processor may allow a privileged user to potentially enable escalation of privilege via local access.

Reference

https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-01083.html